

Semifore

Total Register Automation

FEATURES AND FUNCTIONS

- Over 400 Configuration Properties
- **Over 1,000 Error Checks**
- AMBA4 APB
- Customized C Header Outputs
- Union Objects
- Byte Access
- Field Compare
- Continuous Iteration flow
- Wide Memories
- Advanced Spreadsheet Features
- Extensive Math Checking
- Correct Data Model
- UVM-SystemC Output
- Coverage Bins
- Broadcast
- Parity Checks
- Back Door Path Mapping
- Port Arrays
- **SystemVerilog RTL**
- Cross Reference Capabilities
- Atomic Access for Wide Registers
- Register Alias and Broadcast Registers
- Virtual Registers
- Sharing of Objects and Registers
- Wide Register Support
- Correct Semantics
- **Linking all Formats**
- Correct Syntax
- 256K Data Path
- Bit Access
- Hierarchical Address Maps, Registers and Fields
- Parametrized Templates
- Internal and External Documentation Security
- Extensive Hierarchy Levels
- AXI BUS Protocol

BENEFITS AND SUPPORT

- **Over 6,000 Register Behaviors**
- Handles 5 Million Registers
- **Real Tools - Not Scripts**
- High Quality RTL
- Tier 1 Tape Outs
- **Seconds - Not Hours**
- Highly Configurable
- **Provide up to Date Information to all Teams**
- Blazing Fast Performance
- Validate Standards Formats
- Validate Third-Party IP
- Built-In Design Expertise
- The Most Advanced Language
- The Universal Translator
- **Cross Compiler**
- The Reference for SystemRDL
- Executable Specification
- **Facilitates Fast Design Iterations**
- Improved Time to Tape Out
- No Scripting Required
- 30-day Evaluation to Production
- Sharing Data Quickly
- SCRUM for Productivity
- Agile Design WorkFlow
- **Generate All Versions of IP-XACT**
- Single View of Meta Data
- Correct by Construction RTL
- **Reads Many Formats**
- A Superset Language
- Industry Standard Buses
- Eliminate Translation Errors
- Combine Legacy and New Design Data